For memory organization check Basic Requirements as well as the two links inside this chapter that provide graphical representation of memory layout.
Maybe memory in your module is defective in last 1M region?
Do you see any clues on serial monitor when your sketch fails?
Krzysztof